## RIFFA 2.2.2 Documentation

Dustin Richmond, Matt Jacobsen

Thursday 11<sup>th</sup> August, 2016

## Contents

1	Intr	roduction: RIFFA 3
	1.1	What is RIFFA
	1.2	Licensing 4
2	Get	tting Started 5
	2.1	Development Board Support in RIFFA 2.2.2
	2.2	Understanding this User Guide
	2.3	Decoding What's Provided
	2.4	Release Notes
		2.4.1 Version 2.2.2
		2.4.2 Version 2.2.1
		2.4.3 Version 2.2.0
		2.4.4 Version 2.1.0
		2.4.5 Version 2.0.2
		2.4.6 Version 2.0.1
	2.5	Errata
		2.5.1 Windows
		2.5.2 Linux
		2.5.3 Altera
		2.5.4 Xilinx (Classic)
		2.5.5 Xilinx (Ultrascale)
3	Inst	talling the RIFFA driver 12
	3.1	Linux
	3.2	Windows

4	Cor	npiling	g and using the Xilinx Example Designs	14				
	4.1	Classi	c - 7 Series Integrated Block for PCI Express - (VC707, ZC706 and older)	14				
		4.1.1	VC707 and ZC706 Example Designs $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$	14				
		4.1.2	Generating the 7 Series Integrated Block for PCI Express $\ldots \ldots \ldots$	15				
		4.1.3 Creating Constraints files for the VC707 Development Board $\ldots \ldots$						
		4.1.4	Creating Constraints files for the ZC706 Development Board $\ \ldots \ \ldots \ \ldots$	21				
	4.2	Ultras	cale - Gen3 Integrated Block for PCI Express - (VC709 and newer) $\ \ . \ . \ .$	22				
		4.2.1	VC709 Example Designs	22				
		4.2.2	Generating the Gen3 Integrated Block for PCI Express	22				
		4.2.3	Creating Constraints files for the VC709 Development Board $\ . \ . \ . \ .$	28				
<b>5</b>	5 Compiling and using the Altera Example Designs							
5.1 Example Designs with Qsys and MegaWizard (Stratix V, Cyclone V and n								
		5.1.1	Qsys (Stratix V and newer) $\hdots \hdots \$	29				
		5.1.2	Generating IP using MegaWizard (Stratix V, Cyclone V and newer) $\ . \ . \ .$	30				
		5.1.3	Creating Constraints files for MegaWizard and QSys Designs $\ . \ . \ . \ .$	38				
	5.2	IP Co	mpiler for PCI Express (Stratix IV, and older)	39				
		5.2.1	Generating IP with IP Compiler for PCI Express (Stratix IV, and older)	39				
		5.2.2	Creating Constraints files for IP Compiler Designs	49				
6	Dev	veloper	Documentation	50				
	6.1 Architecture Description							
		6.1.1	Scatter Gather DMA Layer	54				
		6.1.2	Data Abstraction DMA Layer	54				
	6.2	Softwa	are Description	54				
	6.3	FPGA	RX Transfer / Host Send	54				
	6.4	TX Ti	ansfer	55				
	6.5	FPGA	RX Transfer / Host Send	55				

## 1 Introduction: RIFFA

## 1.1 What is RIFFA

RIFFA (Reusable Integration Framework for FPGA Accelerators) is a simple framework for communicating data from a host CPU to a FPGA via a PCI Express bus. The framework requires a PCIe enabled workstation and a FPGA on a board with a PCIe connector. RIFFA supports Windows and Linux, Altera and Xilinx, with bindings in C/C++, Python, MATLAB and Java.

On the software side there are two main functions: data send and data receive. These functions are exposed via user libraries in C/C++, Python, MATLAB, and Java. The driver supports multiple FPGAs (up to 5) per system. The software bindings work on Linux and Windows operating systems. Users can communicate with FPGA IP cores by writing only a few lines of code.

On the hardware side, users access an interface with independent transmit and receive signals. The signals provide transaction handshaking and a first word fall through FIFO interface for reading/writing data to the host. No knowledge of bus addresses, buffer sizes, or PCIe packet formats is required. Simply send data on a FIFO interface and receive data on a FIFO interface. RIFFA does not rely on a PCIe Bridge and therefore is not subject to the limitations of a bridge implementation. Instead, RIFFA works directly with the PCIe Endpoint and can run fast enough to saturate the PCIe link.

RIFFA communicates data using direct memory access (DMA) transfers and interrupt signaling. This achieves high bandwidth over the PCIe link. In our tests we are able to saturate (or near saturate) the link in all our tests. The RIFFA distribution contains examples and guides for setting up designs on several standard development boards.




Figure 1.1: Graph of Bandwidth vs Transfer Size

RIFFA 2.2.2 is significantly more efficient than its predecesor RIFFA 1.0. RIFFA 2.2.2 is able to saturate the PCIe link for nearly all link configurations supported. Figure 1.1 shows the performance of designs using the 32 bit, 64 bit, and 128 bit interfaces. The colored bands show the bandwidth region between the theoretical maximum and the maximum achievable. PCIe Gen 1 and 2 use 8 bit / 10 bit encoding which limits the maximum achievable bandwidth to 80% of the theoretical. Our experiments show that RIFFA can achieve 80% of the theoretical bandwidth in nearly all cases. The 128 bit interface achieves 76% of the theoretical maximum.

If you are using RIFFA on a new platform not listed above let us know and well help you out!

## 1.2 Licensing

Copyright (c) 2016, The Regents of the University of California All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of The Regents of the University of California nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIM-ITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL REGENTS OF THE UNIVERSITY OF CALIFORNIA BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDEN-TAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (IN-CLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

## 2 Getting Started

## 2.1 Development Board Support in RIFFA 2.2.2

RIFFA 2.2.2 supports:

- The VC707, ZC706 and similar boards with the Xilinx IP Core 7-Series Integrated Block for PCI Express. Example designs for the VC707 and ZC706 boards are provided, and contain this core. The current distribution supports all 64-bit interfaces for these devices, with 128-bit support coming soon after the initial release. (Support for the 128-bit interface is in RIFFA 2.1, but is temporarily mising due to changes)
- The VC709 board and similar boards with the Xilinx IP Gen3 Integrated Block for PCI Express. Example designs for the VC709 are provided, and contain this core. The current distribution supports all 64-bit and 128-bit AXI interfaces. 256-bit (PCIe Gen3 x8) support is planned for a later date.
- The DE5-Net board and similar boards with the Stratix V, Cyclone V, and Arria V, Hard IP for PCI express (Avalon Streaming Interface). Example designs for the DE5-net board are provided, and contain the Stratix V version of this core. The current distribution supports all 64-bit and 128-bit Avalon Streaming interfaces.
- The DE4 and similar boards with the IP Compiler for PCI Express Core, supporting Stratix IV, Cyclone IV and Arria II devices. Example designs for the DE4 board are provided. The current distribution supports all 64-bit and 128-bit Avalon Streaming interfaces.

## 2.2 Understanding this User Guide

In this user guide, we use the following conventions:

Object	Example
Directories and Paths	RIFFA 2.2.2/source/fpga/riffa
Xilinx Specific Content	vc709
Altera Specific Content	de5
Configuration Setting	Number of Lanes
Terminal Command, Code Snippet	<pre>\$ echo ''Hello World''</pre>
RIFFA Parameter	$C_{-}NUM_{-}CHNL$

## 2.3 Decoding What's Provided

Fig 2.1 shows the directory hierarchy of RIFFA. This instruction manual uses this directory tree when specifying all directory paths.

The *RIFFA 2.2.2/source/fpga/* contains a directory for each board we have tested for the current distribution:de5, de4, VC709, VC707, ZC706. Each board directory has several example project directories (e.g. DE5Gen1x8If64 and VC709\_Gen1x8If64). Each example project directory has 5 sub-directories:

• *prj*/ contains all of the project files (.qsf,.qpf, .xpr).

- *ip*/ contains all of the ip files (.qsys, .xci) generated for the project, when permitted by licensing agreements.
- *bit/* contains the example programming file for the corresponding FPGA example design. Quartus and Vivado do not modify this programming (.sof, .bit).
- *constr/* contains the user constraint files (.sdc, .xdc).
- hdl/ contains any example-project specific Verilog files, such as the project top level file.

## RIFFA 2.2.2




Figure 2.1: Directory hierarchy of the RIFFA 2.2.2 distribution

## 2.4 Release Notes

## 2.4.1 Version 2.2.2

- Fixed: Unsigned Windows Driver (Commit: 4e989fc)
- Fixed: A bug in the clock-crossing interface where a low-frequency user clock (j40 MHz) could cause incorrect channel behavior. (Commit: 778c42e)
- Fixed: Support for 64-bit pointers in Python 3. Shout out to @jrobrien (Commit: af7c592)
- Fixed: Includes in linux driver. linux/slab.h was not included in riffa\_driver.c (Commit: cd494e1)
- Fixed: Capability backwards/forwards compatibility issues to support Linux for Tegra. (Commit: 1d228c1)
- New: Support for new get\_user\_pages API in the linux kernel. Shout out to @marzoul (Commit: TBD)
- Removed: Non-Qsys DE5 Board Example Designs (QSys ¿ IP Generator) @marzoul (Commit: TBD)

## 2.4.2 Version 2.2.1

- New: Reset logic for the Engine layer to handle RIFFA induced resets
- New: Stability/multi-thread-concurrency warnings in the Linux driver (Shoutout to @marzoul)
- Fixed: A bug in the Linux Driver that prevented compilation on older kernels
- Fixed: Windows driver issue for back-to-back small transfers (See 2.2.0)
- Fixed: WORD\_ENABLE bug fix for the Classic Xilinx (VC707, ZC706, AC701, KC705) 128-bit interface
- Fixed: TX Engine Buffer sizing (high-bandwidth transfers occasionally had corruption)
- Fixed: RX Engine rx\_st\_valid bug fix for Altera IP Compiler for PCI express (Cyclone IV, Stratix IV)

## 2.4.3 Version 2.2.0

- Added: Support for the new Gen3 Integrated Block for PCIe Express, and the VC709 Development board.
- Added: ZC706 Example Designs
- Changed: Xilinx example project packaging. All Xilinx Virtex 7 projects are now click-tocompile, and come with instantiated IP.
- Re-wrote and refactored: Various parts of the TX and RX engines to maximize code reuse between different vendors and PCIe endpoint implementations
- Fixed: A bug in the Linux Driver that prevented compilation on older kernels
- Fixed: A bug in the Windows Driver that prevented repeated small transfers.

## 2.4.4 Version 2.1.0

- Added reorder\_queue and updated many rx/tx engine and channel modules that use it.
- Added parameters for number of tags to use and max payload length for sizing RAM for reorder\_queue.
- Fixed: Bug in the riffa\_driver.c, too few circular buffer elements.
- Fixed: Bug in the riffa\_driver.c, bad order in which interrupt vector bits were processed. Can cause deadlock in heavy use situations.
- Fixed: Bug in the tx\_port\_writer.v, maxlen did not start with a value of 1. Can cause deadlock behavior on second transfer.
- Fixed: Bug in the rx\_port\_reader.v, added delay to allow FIFO flush to propagate.
- Fixed: Bug in rx\_port\_xxx.v, changed to use FWFT FIFO instead of existing logic that could cause CHNL\_RX\_DATA\_VALID to drop for a cycle after CHNL\_RX dropped even when there is still data in the FIFO. Can cause premature transmission termination.
- Changed rx\_port\_channel\_gate.v to use FWFT FIFO.
- Removed unused signal from rx\_port\_requester\_mux.v.
- Fixed: Typo/bug that would attempt to change state within tx\_port\_monitor\_xxx.v.
- Added flow control for receive credits to avoid over driving upstream transactions (applies to Altera devices).

## 2.4.5 Version 2.0.2

- Fixed: Bug in Windows and Linux drivers that could report data sent/received before such data was confirmed.
- Fixed: Updated common functions to avoid assigning input values.
- Fixed: FIFO overflow error causing data corruption in tx\_engine\_upper and breaking the Xilinx Endpoint.
- Fixed: Missing default cases in rx\_port\_reader, sg\_list\_requester, tx\_engine\_upper, and tx\_port\_writer.
- Fixed: Bug in tx\_engine\_lower\_128 corrupting s\_axis\_tx\_tkeep, causing Xilinx PCIe endpoint core to shut down.
- Fixed: Bug in tx\_engine\_upper\_128 causing incomplete TX data timeouts.
- Changed rx\_engine to not block on nonposted TLPs. They're added to a FIFO and serviced in order.
- Reset rx\_port FIFOs before a receive transaction to avoid data corruption from replayed TLPs.

## 2.4.6 Version 2.0.1

- RIFFA 2.0.1 is a general release. This means we've tested it in a number of ways. Please let us know if you encounter a bug.
- Neither the HDL nor the drivers from RIFFA 2.0.1 are backwards compatible with the components of any previous release of RIFFA.

- RIFFA 2.0.1 consumes more resources than 2.0 beta. This is because 2.0.1 was rewritten to support scatter gather DMA, higher bandwidth, and appreciably more signal registering. The additional registering was included to help meet timing constraints.
- The Windows driver is supported on Windows 7 32/64. Other Windows versions can be supported. The driver simply needs to be built for that target.
- Debugging on Windows is difficult because there exists no system log file. Driver log messages are visible only to an attached kernel debugger. So to see any messages you'll need the Windows Development Kit debugger (WinDbg) or a small utility called DbgView. DbgView is a standalone kernel debug viewer that
- http://technet.microsoft.com/ens/sysinternals/bb896647.aspx Run DbgView with administrator privileges and be sure to enable the following capture options: Capture Kernel, Capture Events, and Capture Verbose Kernel Output.
- The Linux driver is supported on kernel version 2.6.27+.
- The Java bindings make use of a native library (in order to connect Java JNI to the native library). Libraries for Linux and Windows for both 32/64 bit platforms have been compiled and included in the riffa.jar.
- Removed the CHNL\_RX\_ERR signal from the channel interface. Error handling now ends the transaction gracefully. Errors can be easily detected by comparing the number of words received to the CHNL\_RX\_LEN amount. An error will cause CHNL\_RX will go low prematurely and not provide the advertised amount of data.
- Fixed: Bug in sg\_list\_requester which could cause an unbounded TLP request.
- Fixed: Bug in tx\_port\_buffer\_128 which could stall the TX transaction.

## 2.5 Errata

While we have extensively tested the current distribution, we are human and cannot eliminate all bugs in our distribution. As a general rule of thumb, if you find yourself delving into the RIFFA code, you have gone too far. Contact us if you need additional assistance!

See the following notes for issues we are currently tracking:

## 2.5.1 Windows

## 2.5.2 Linux

No open issues

#### 2.5.3 Altera

Issue 3: No support for the 256-bit, Gen3x8 Interface Coming soon...

#### 2.5.4 Xilinx (Classic)

**Issue 1: Missing example designs for ML605** There is no disadvantage to using RIFFA 2.1.0 until we return support in a future distribution.

Issue 2: Missing example design for Spartan 6 LXT Development board The 32-bit interface support has been removed from RIFFA 2.2 and may be added back in the future. Please use RIFFA 2.1 in the meantime

## 2.5.5 Xilinx (Ultrascale)

Issue 1: No support for the 256-bit, Gen3x8 Interface Coming soon...

## 3 Installing the RIFFA driver

## 3.1 Linux

To install the RIFFA driver in linux, you must build it against your installed version of the Linux kernel. RIFFA 2.2.2 comes with a makefile that will install the necessar linux kernel headers and the driver. This makefile will also build and install the C/C++ native library. To install RIFFA 2.2.2 in linux, follow these instructions:

- 1. Open a terminal in linux and navigate to the RIFFA 2.2.2/source/driver/linux directory.
- 2. Ensure you have the kernel headers installed, run:

#### \$ sudo make setup

This will attempt to install the kernel headers using your system's package manager. You can skip this step if you've already installed the kernel headers.

3. Compile the driver and C/C++ library:

\$ make

 $\operatorname{or}$ 

#### \$ make debug

Using make debug will compile in code to output debug messages to the system log at runtime. These messages are useful when developing your design. However they pollute your system log and incur some overhead. So you may want to install the non-debug version after you've completed development.

4. Install the driver and library:

#### \$ sudo make install

The system will be configured to load the driver at boot time. The C/C++ library will be installed in the default library path. The header files will be placed in the default include path. You will need to reboot after you've installed for the driver to be (re)loaded.

- 5. If the driver is installed and there is a RIFFA 2.2.2 configured FPGA when the computer boots, the driver will detect it. Output in the system log will provide additional information.
- 6. The C/C++ code must include the riffa.h header. An example inclusion is shown in Listing 3.1
- 7. When compiling (using GCC/G++, etc.) you must link with the RIFFA libraries using the -lriffa flag. For example, when compiling test.c from Listing 3.1:

\$ gcc -g -c -lriffa -o test.o test.c

8. Bindings for other languages can be installed by following the README files in their respective directories (See Figure 2.1

## 3.2 Windows

Currently only Windows 7 (32/64) is supported by RIFFA 2.2.2. In the RIFFA 2.2.2/install/windows/ subdirectory use the provided setup.exe program to install the RIFFA driver and native C/C++ library. You can verify that RIFFA 2.2.2 installed correctly by checking the installation directory in Program Files. After installation, you'll be able to install the bindings for other languages.

The setup\_dbg.exe installer installs a driver with additional debugging output. You can install the setup\_dbg.exe version and then later use setup.exe to install the non-debug output version.

Listing 3.1: Inclusion of the RIFFA header files in a user application

```
#include <stdio.h>
#include <stdio.h>
#include <stdlib.h>
#include <riffa.h>
#define BUF_SIZE (1*1024*1024)
unsigned int buf[BUF_SIZE];
int main(int argc, char* argv[]) {
  fpga_t * fpga;
  int fid = 0; // FPGA id
  int channel = 0; // FPGA channel
  fpga = fpga_open(fid);
  fpga_recv(fpga, channel, (void *)buf, BUF_SIZE, 0, 1, 0);
  fpga_close(fpga);
  return 0;
}
```

## 4 Compiling and using the Xilinx Example Designs

Vivado 2014.4 was used in all example designs and documentation included in this distribution. We highly recommend using 2014.4 and all newer versions of the software, since we have encountered bugs in previous versions of the Vivado (e.g. 2014.2) software. This guide assumes that the end-user has already configured their board for PCI Express operation. See the VC709 User Guide <sup>1</sup>, VC707 User Guide <sup>2</sup> or ZC706 User Guide <sup>3</sup>.

While we have not tested all of the current-generation Xilinx development boards, we are confident that they can be supported with minimal modifications. For more information about supporting new boards, see the sections 4.1.2 and 4.2.2. These sections cover the settings used in the RIFFA example design IP.

The easiset way to use RIFFA is to start with one of the example designs included in the distribution. Sections 4.1.1 and 4.2.1 describe how to use and compile these designs for the VC707 and VC709 boards respectively. These example designs are ready to compile out of the box, and require no user IP configuration and generation. The designs also include pre-compiled bit-files in the *bit* directory of the example project. For advanced users, we also describe how we generated the PCIe IP in sections 4.1.2 and 4.2.2.

# 4.1 Classic - 7 Series Integrated Block for PCI Express - (VC707, ZC706 and older)

This is a step by step guide for using RIFFA 2.2.2 on a Xilinx FPGA with the 7 Series Integrated Block for PCI Express Core. This core is supported on the ZC706, and VC707 development boards, using the 64-bit and 128-bit AXI interfaces.

## 4.1.1 VC707 and ZC706 Example Designs

There is one VC707 example design and two ZC706 example designs in the RIFFA 2.2.2 distribution. The VC707 example design folders are in *RIFFA 2.2.2/source/fpga/vc707* and the ZC706 example design folders are in *RIFFA 2.2.2/source/fpga/zc706*.

- 1. Open Vivado to get the introductory screen shown in Figure 4.1.
- 2. Click 'Open an Existing Project' and navigate to your RIFFA 2.2.2 directory.
- 3. In the RIFFA 2.2.2 distribution, open *RIFFA 2.2.2/source/fpga/xilinx/vc707/* or *RIFFA 2.2.2/source/fpga/zc706* and choose from one of the existing example design directories for your board. In the example design directory, locate the *prj* folder and open it. Select the .xpr file and click open. This will open the example project, as shown in Figure 4.2.
- 4. This project was compiled in Vivado 2014.4. The bit file generated can be used to test the FPGA system. If you are using a newer version of Vivado, recompile the example design or use the programming file provided.

<sup>&</sup>lt;sup>1</sup> http://www.xilinx.com/support/documentation/boards\_and\_kits/vc709/ug887-vc709-eval-board-v7-fpga.pdf

 $<sup>^2</sup>$  http://www.xilinx.com/support/documentation/boards\_and\_kits/vc707/ug848-VC707-getting-started-guide.pdf

 $<sup>^{3} \</sup> http://www.xilinx.com/support/documentation/boards_and_kits/zc706/ug954-zc706-eval-board-xc7z045-apsoc.pdf$ 

Vivado 2014.4	
Ele Flow Tools Window Help VIVADO, Productivity Multiplied.	Q- Search commands
VIVADO, Productivity. Multiplied.	ALL PROGRAMMABLE.
Quick Start	Recent Projects
Create New Project Open Project	VC272_Gen1x8684 //mem6/mem6/search/repositor/eag/f77e1lin/hourcehdffpguv/2 VC282_Gen2x88128 //mem6/mem6/search/repositor/eag/f77e1lin/hourcehdffpguv/2 VC282_Gen1x8684 //mem6/mem6/search/repositor/eag/f77e1lin/hourcehdffpguv/2
Tasks	ZC706, Gen2x4/11.28 /home/drichmond/Research/repositories/git/Trellis/source/hd/fpgatzc7
Manage IP Open Hardware Manager Xillex Tcl Store	, homedraformaddfese serchrepositariesig/tr™liksourceholftygutr7 VV270.2echolfti 28 ,homedraforchnundffesearchrepositariesig/tr™liksourceholftygutr7
Information Center	
4 2 3 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3	
Documentation and Tutorials Quick Take Videos Release Notes Guide	
E Tcl Console	

Figure 4.1: Welcome Screen for Vivado 2014.4

- IP Settings are now packaged as part of the example designs! Users no longer need to generate IP.
- To recompile the example design, click the generate bitstream button in the top left corner as shown in Figure 4.2.
- Recompiling your design will generate a new bitfile in the Xilinx project. The bit file in the *bit* will not be changed.
- 5. To program the FPGA, click 'Open Hardware Manager'. New bit files (generated by Vivado) will appear in Vivado's internal directory. An example bit file is provided in the example design's *bit*. Load the bitstream to your VC707 or ZC706 board and restart your computer.
  - Before programming your FPGA, you should install the RIFFA driver. See Section 3
- 6. The example design uses the chnl\_tester (shown in Figure 4.3, which works with the example software in the source/{ $C_C++$ , Java, python, matlab} directories. Replace the chnl\_tester instantiation with any user logic, matching the RIFFA interface.
- 7. Recompile the design and program the FPGA Device. Changing the  $C_NUM_CHNL$  will change the number of independent channel interfaces

## 4.1.2 Generating the 7 Series Integrated Block for PCI Express

The following steps are not required for general users. See the instructions above for how to compile RIFFA.

Alternatively, it is possible to generate the PCIe Endpoint with different settings than those provided in the example design. Modifying the RIFFA parameters  $C_PCI_DATA_WIDTH$ ,  $C_MAX_PAYLOAD_BYTES$  and  $C_LOG_NUM_TAGS$ , change certain settings in the IP




Figure 4.2: Project Splash Screen for 7Series Integrated Block for PCI Express Projects




Figure 4.3: Project Splash Screen for 7Series Integrated Block for PCI Express Projects

Core. The  $C_NUM\_LANES$  is a parameter in the top level file of each example project. How these parameters relate to IP core settings is highlighted in the following figures.

If the goal is to generate a RIFFA design completely from scratch, each board directory comes with a RIFFA wrapper verilog file and instantiates a vendor-specific translation layer. It is highly recommended to re-use these files RIFFA wrapper when creating designs from scratch.

To generate the PCIe IP select the 7 Series Integrated Block for PCI Express after selecting the IP Catalog shown in Figure 4.2. This will open the IP Customization window as shown in Figure 4.4

	Re-customize IP ×
7 Series Integrated B	lock for PCI Express (3.0)
👹 Documentation 🚞 IP Loc	ation 📮 Switch to Defaults
Show disabled ports	Component Name PCIeGen1x8#64
C.	Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Settings DL & PL Settings Shared Logic Core Interface Parameters
	Mode Advanced *
	Device Port Type PCI Express Endpoint device  Villinx Development Board VC707  VC707
	PCIe Block Location X170
	Number of Lanes Maximum Link Speed
	Lane Width 08 * @ 2.5 GT/s 0.5.0 GT/s
	AXI Interface Frequency AXI Interface Width
	Frequency (MHz) 250 * @ 64 bit 0128 bit
	Reference Clock Frequency (MHz) 100 MHz - Tardem Configuration
	None O Tandem PR0M (Refer PG054) O Tandem PCIe (Refer PG054)
	PIPE Mode Simulations
	Kone O Enable Pipe Simulation O Enable External PPE Interface
	Enable External STARTUP primitive     Enable External GT Channel DRP
	Additional Transceiver Control and Status Ports PCIe DRP Ports
A F	
	OK Cancel

Figure 4.4: Basic settings tab.

First, select **Mode** to **ADVANCED** from the drop down menu. This will cause more tabs to appear in the bar. The following tabs are not used during customization: Link Registers, Power Mangement, Ext. Capabilities, Ext. Capabilities 2, TL Settings and DL/PL Settings.

In Figure 4.4, we have set the Xilinx Development Board to VC707, selected the PCIe Gen1 rate 2.5 GT/s, and a Lane Width of 8 ( $C_NUM\_LANES = 8$ ). We have chosen to set the AXI Interface Width to 64-bits ( $C\_PCI\_DATA\_WIDTH = 64$ ). The choice of Link Rate, Lanes, and Interface Width will allow different AXI Interface Frequencies to be selected. The RIFFA core will run at this clock frequency, but the user logic can run at whatever frequency it desires.

Optional: Set the Component Name of the PCI Express block, and the IP Location. In our example projects, we use the name template PCIeGenWxYIfZ where W is the PCI Express Version (Link Speed in Figure 4.4), Y is the lane width, and Z is the AXI interface width. The IP location is the *ip* directory in the example project.

	Re-customize IP
7 Series Integrated	Block for PCI Express (3.0)
🖗 Documentation 눱 IP Lo	ocation 🖓 Switch to Defaults
Show disabled ports	Component Name PCleGen1x8#64
[	Basic IDs BARs Core Capabilitie Specifies the name of the HDL wrapper lanagement Ext Capabilities Ext Capabilities-2 TL Settings DL & PL Settings Shared Logic Core Interface Parameters
	ID Initial Values
	Vendor ID 10EE Range: 0000.FFFF
	Device ID 7018  Range: 0000.FFFF
	Revision ID 00 C Range: 00FF
	Subsystem Vendor ID 10EE C Range: 0000.FFFF
	Subsystem ID 0007 Range: 0000.FFFF
	Class Code
	Use Class Code Lookup Assistant
	Base Class Menu Simple communication controllers -
	Base Class O5 Range: 00.FF
	Sub Class interface Menu Generic XT compatible serial controller *
ŀ	Sub-Class         80         Interface           Interface         00         Interface         00
	Interface 00
	Cardbus CIS Pointer 00000000 CRange: 00000000.FFFFFFF
4 F	
	OK Cancel

Figure 4.5: PCI Express ID Tab.

The tab in Figure 4.5 is optional. Setting the Device ID may assist in identifying different FPGAs in a multi-FPGA system. The other options, specifically the Vendor ID, must remain the same.

	Re-customize IP ×
7 Series Integrated B	lock for PCI Express (3.0)
👹 Documentation 🛅 IP Loc	ation 📮 Switch to Defaults
Show disabled ports	Component Name PCleGen1x8f64
[	Barls [ IDs ] BARs [ Core Capabilities ] Link Registers [ Interrupts ] Power Management ] Ext Capabilities ] Ext Capabilities 2 ] TL Settings ] DL & PL Settings ] Shared Logic [ Core Interface Parameters ]
	Base Address Regregates Back and the system was purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS OF 05 determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address accoding.
	. 🗵 Bar0 Enabled
	Type Memory - G4 bt Prefetchable Type N/A - G4 bit Prefetchable
	Size Unit Kilobytes - Size Value 1 - Size Unit Kilobytes - Size Value 2 -
	Value (Hex): FFFFF00 Value (Hex): 0000000
	Bar3 Enabled
	Type N/A - 0.64 bit Prefetchable Type N/A - 0.64 bit Prefetchable
	Size Unit Kilobytes = Size Value 2 - Size Unit Kilobytes = Size Value 2
	Value (Hex): 00000000 Value (Hex): 00000000
	Bar4 Enabled
	Type N/A - 0.64 bt Prefetchable Type N/A - Prefetchable
	Size Unit Kilobytes - Size Value 2 - Size Unit Kilobytes - Size Value 2 -
	Value (Hex): 00000000 Value (Hex): 00000000
	Expansion Rom Enabled
	Size 2
	Value (Hex): DODDDDOG
4	
	OK Cancel

Figure 4.6: PCI Express Base Address Register (BAR) ID Tab.

The tab in Figure 4.6 must be configured so that BAR0 is **enabled** (checked). Set the **Type** to **Memory**, and **Unit Kilobyte**, and **Size Value** to **1** from the dropdown menus. If these values are not set correctly the RIFFA driver will not recognize the FPGA device.

			Re-customize IP			×		
7 Series Integrated E	Block for PCI Express (3.0)					A		
Documentation 🛅 IP Los	cation 📮 Switch to Defaults							
Show disabled ports	Component Name PCIeGen1×8If64							
[	Basic IDs BARs Core Capabilities Uni	k Registers   Interru	pts Power Management Ext Capabiliti	ies Ext Capabilities-2 TL Settin	ngs DL & PL Settings Shared Logic	Core Interface Par 4 + III		
	Capabilities Register Core Capabilities		Device Capabilities Register					
	Capability Version (Hex): 2		Max Payload Size	512 bytes	¥			
		ndpoint_device	🗹 Extended Tag Field	Extended Tag Default				
			Phantom Functions	No function number bits used	¥	tings Shared Logic Core Interface Par 4 • II Completion Header/Data Credits Total BRAM 72/292 4		
	capabilities negister (nex): pooz		Acceptable L0s Latency	Maximum of 64 ns	*			
			Acceptable L1 Latency	No limit	×			
			Device Capabilities Register (Hex):	00000E22				
	BRAM Configuration Options							
	Ruffering Optimized for Bus Mastering A	oplications 🗆 Fin	ite Completions					
	High + 15	8192	4/64	4/8	72/338			
	30	16384	4/64	4/8	72/850	8		
	Disable Completion Timeout		PCIe 2.1 Specific					
	· · · · · · · · · · · · · · · · · · ·		UR Atomic					
		Ŧ						
	Range A: 50µs to 10ms							
	Range B: 10ms to 250ms		64-bit AtomicOp Completer Sup	parted				
			128-bit CAS Completer Support	ed				
		2	TPH Completer Supported	00	¥			
	Capability Version Device Port /7 yoe EC Express Endpoint device Device Port /7 yoe EC Express Endpoint device El Extended Tag Default Pharton Functions Mo Bunction number bits used Capabilities Register (Heo): E002 Acceptable L0 Laterncy Mo Imm Device Capabilities Register (Heo): E002 BRAM Configuration Options EBMAM Configu	iupported						
						ader/Data Credit. Total BRAM 4 0		
4 F								
4 Þ								
						OK Cancel		

Figure 4.7: PCI Express Capabilities Tab.

In this tab select the boxes **Buffering Optimized for Bus Mastering Applications** and **Extended Tag Field**. If the **Extended Tag Field** is selected  $C\_LOG\_NUM\_TAGS = 8$ , otherwise  $C\_LOG\_NUM\_TAGS = 5$ . Select the **Maximum Payload Size** from the dropdown menu. Use this to set the RIFFA  $C\_MAX\_PAYLOAD\_BYTES$  parameter.

Note: Maximum Payload sizes are typically set by the BIOS, and 256 bytes seems to be standard. RIFFA will default to the minimum of  $C_MAX_PAYLOAD_SIZE$  and the setting in your BIOS. Unless your BIOS is modified, or can support substantially larger packets, there will be no performance benefit to increasing the payload size. Increasing the maximum payload size will increase the resources consumed.

Re-customize IP
7 Series Integrated Block for PCI Express (3.0)
Documentation 😋 IP Location 😨 Switch to Defaults
Description State Details     Description State Detailsteau     Description State Detail     Description State Detailstat
e p

Figure 4.8: PCI Express Interrupts Tab.

In the Interrupts Tab shown in Figure 4.8 **clear** the checkbox for **Enable INTx** (To disable INTx). The remaining options should match those shown in Figure 4.8

Re-customize IP	×
7 Series Integrated Block for PCI Express (3.0)	4
Documentation 🕒 IP Location 🥥 Switch to Defaults	
Show disabled ports Component Name PCIeGen1x8/64	
Show disabled ports     Component Name (FEGGenitud664     Component Name (FEGGenitud664     Component Name (FEGGenitud664     Shared Loge     Select whether Ocking and/or Transcever OT_COMMON is included in the core test or in the example design     Include Shared Loge (Transcever oT_COMMON is included in the core test or in the example design     Include Shared Loge (Transcever oT_COMMON is included in the core test or in the example design     Include Shared Loge (Transcever oT_COMMON is included in the core test or in the example design     Include Shared Loge (Transcever oT_COMMON is included in the core test or in the example design     Include Shared Loge (Transcever oT_COMMON is included in the core and not available for shareg with other IP core     This option will be obtained by this core are tested in the IP core, and not available for shareg with other IP core     This option will be obtained to get     Core with No Shared Loge     Core with No Shared Loge	tting: Shared Logic [Core interface Parameters]
	OK Cancel

Figure 4.9: Shared Logic Tab

In the Shared Logic Tab shown in Figure 4.9 **clear** all of the checkboxes shown. These settings will not affect the core generated, but will affect the example designs generated by Vivado. As a result, the Example Design will mirror the RIFFA example design provided.

	Re-customize IP	×
7 Series Integrated Bl	Nock for PCI Express (3.0)	
🖉 Documentation 눱 IP Loca	cation 📮 Switch to Defaults	
Show disabled ports	Component Name PCIeGen1x8864	
L	Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilities 2 TL Settings DL & PL Settings Shared Logic Core Interface Param	4 <b>F</b> B
	D'Linterface	
	Error Reporting	
	Config Management Interface	
	2 Config CTRL Interface	
	Config Status Interface	
	Receive Msg interface	
	Config FC Interface	
4		
4 Þ		Cancel

Figure 4.10: Core Interface Parameters Tab

Finally, in the Interface Parameters tab, match the checkboxes shown in Figure 4.10. These options simplify the interface to the generated core

#### 4.1.3 Creating Constraints files for the VC707 Development Board

When generating a design for the VC707 board, the following constraints will correctly constrain the clocks. When using a different board, read the user guide for appropriate pin placment, or copy the constraints from the PCIe Endpoint Example Design. The remaining constraints are contained the generated PCIe IP.

Listing 4.1: .xdc constraints for the VC707 board

```
set_property PACKAGE_PIN AV35 [get_ports PCIE_RESET_N]
set_property IOSTANDARD LVCMOS18 [get_ports PCIE_RESET_N]
set_property PULLUP true [get_ports PCIE_RESET_N]
# The following constraints are BOARD SPECIFIC. This is for the VC707
set_property LOC IBUFDS_GTE2_X1Y5 [get_cells refclk_ibuf]
create_clock -period 10.000 -name pcie_refclk [get_pins refclk_ibuf/0]
set_false_path -from [get_ports PCIE_RESET_N]
```

#### 4.1.4 Creating Constraints files for the ZC706 Development Board

When generating a design for the ZC706 board, the following constraints will correctly constrain the clocks. When using a different board, read the user guide for appropriate pin placment, or copy the constraints from the PCIe Endpoint Example Design. The remaining constraints are contained the generated PCIe IP.

Listing 4.2: .xdc constraints for the ZC706 board

```
set_property IOSTANDARD LVCMOS15 [get_ports PCIE_RESET_N]
set_property PACKAGE_PIN AK23 [get_ports PCIE_RESET_N]
set_property PULLUP true [get_ports PCIE_RESET_N]
# The following constraints are BOARD SPECIFIC. This is for the ZC706
set_property LOC IBUFDS_GTE2_X0Y6 [get_cells refclk_ibuf]
create_clock -period 10.000 -name pcie_refclk [get_pins refclk_ibuf/0]
set_false_path -from [get_ports PCIE_RESET_N]
```

## 4.2 Ultrascale - Gen3 Integrated Block for PCI Express - (VC709 and newer)

This is a step by step guide for building a RIFFA 2.2.2 reference design for Xilinx FPGA's compatible with the Gen3 Integrated Block for PCI Express. In RIFFA 2.2.2 there are three example designs for the VC709 board in the *RIFFA 2.2.2/source/fpga/vc709* directory: VC709\_Gen1x8If64 (PCIe Gen1, 8 lanes, 64-bit CHNL interface), VC709\_Gen2x8If128 (PCIe Gen2, 8 lanes, 128-bit CHNL interface), VC709\_Gen3x4If128 (PCIe Gen3, 8 lanes, 128-bit CHNL interface). To use one of these example designs, follow the instructions below.

## 4.2.1 VC709 Example Designs

- 1. Open Vivado to get the introductory screen shown in Figure 4.1.
- 2. Click 'Open an Existing Project' and navigate to your RIFFA 2.2.2 directory.
- 3. In the RIFFA 2.2.2 distribution, open *RIFFA 2.2.2/source/fpga/xilinx/vc709/* and choose from one of the existing example design directories for your board. In the example design directory, locate the *prj* folder and open it. Select the .xpr file and click open. This will open the example project, as shown in Figure 4.11.
- 4. This project was compiled in Vivado 2014.4. The bit file generated can be used to test the FPGA system. If you are using a newer version of Vivado, recompile the example design or use the programming file provided.
  - IP Settings are now packaged as part of the example designs! Users no longer need to generate IP.
  - To recompile the example design, click the generate bitstream button in the top left corner as shown in Figure 4.11.
  - Recompiling your design will generate a new bitfile in the Xilinx project. The bit file in the *bit* will not be changed.
- 5. To program the FPGA, click 'Open Hardware Manager'. New bit files (generated by Vivado) will appear in the Vivado generated directories. An example bit file is provided in the example design's *bit*. Load the bitstream to your VC709 board and restart your computer.
  - Before programming your FPGA, you should install the RIFFA driver. See Section 3
- 6. The example design uses the chnl\_tester (shown in Figure 4.3, which works with the example software in the *source*/{ $C_{-}C_{++}$ , *Java*, *python*, *matlab*} directories. Replace the chnl\_tester instantiation with any user logic, matching the RIFFA interface.
- 7. Recompile the design and program the FPGA Device. Changing the  $C_NUM_CHNL$  will change the number of independent channel interfaces

## 4.2.2 Generating the Gen3 Integrated Block for PCI Express

The following steps are not required for general users. See the instructions above for how to compile RIFFA.

Alternatively, it is possible to generate the PCIe Endpoint with different settings than those provided in the example design. Changing the endpoint settings is required when changing the parameters  $C_PCI_DATA_WIDTH$ ,  $C_MAX_PAYLOAD_BYTES$  and  $C_LOG_NUM_TAGS$ . The  $C_NUM_LANES$  is a parameter in the top level file of each example project. How these parameters relate to IP core settings is highlighted in the following figures.

🖞 😂 📫 🖉 🐘 🐘 🗙 🔈 🎙	😫 🍕 🐒 互 🧓 🔠 Default Layout	- X & L &				Synthesis and I	Implementation Out-of-date	more in
Flow Navigator «	Project Manager - VC709 Gen1x8f6-	4						
2. 工 中	Sources	_ 0 8 × 1	E Project Summary	×				00
	< 🖀 🗰 🗃 👌 🕈 🛃	3	Project Settings				Edt 2	
Project Manager	e-co Design Sources (11)		Project settings	VC709 Gen1x8f64			EME A	
<ul> <li>Magnet Settings</li> <li>Add Sources</li> <li>Language Templates</li> <li>IP Catalog</li> </ul>	Add Sources Carguage Templates Constraints Constraint					ehdifpgavc708/vC709_Gen1x8864		
<ul> <li>IP Integrator</li> </ul>								
👬 Create Block Design			Board Part				*	
💕 Open Block Design				Virtex-7 VC709 Evaluation Platfo	m			
🍓 Generate Block Design				siline.com.vc709c1.5 /home/drichmond/0line/Alvado/2				
<ul> <li>Simulation</li> </ul>				/home/anchmond/Xerx/Wvado/2 www.xilinx.com/vc709	U14.4/Data/DDards/DDard	gains		
Simulation Settings				Virtes-7 VC709 Evaluation Platfo	em.			
Run Simulation			CONTO DIRETARY.	the second s				
	Hierarchy IP Sources Libraries Con	mpile Order	Synthesis		2 Implementation		*	
RTL Analysis	& Sources ? Templates		Status 📢 Ou	t-of-date	Status	😼 Out-of-date		
👂 💕 Open Elaborated Design	Properties	- 0 C ×	Messages: 9 253	warnings	Messages:	9 17 warnings		
Synthesis	← → 10 ×		Active run: synth,	1	Active run:	impl 1		
O Synthesis Settings				90tffg1761-2	Part:	xt 7xx690tffg1761-2		
Run Synthesis			Strategy: What	Synthesis Defaults	Strategy	Wvado Implementation Defaults		
> 🛃 Open Synthesized Design					Incremental compl			
<ul> <li>Implementation</li> </ul>					Summary Route	Status		
C Implementation Settings			DBC violations		2 Timing - Post-Imple	mentation		
Bun implementation					x mining -reactings			
<ul> <li>Dpen Implemented Design</li> </ul>			Summary: 😣 0 en		Worst Negative SI	ack (WNS): 0.123 ns		
				tical warnings	Total Negative Sla			
<ul> <li>Program and Debug</li> </ul>			(1) 5 ws		Number of Failing			
🚳 Bitstream Settings			0 8 ad	visories	Total Number of E	indpoints: 26232		
🐏 Generate Bitstream					Implemented Tim	ing Report		
Den Hardware Manager								
	Provide Synth 1 (active) c	onstrs_1 onstrs_1 0.12	1745 WHS THS 0.00 0.02 0.0		LUT FF BRAM 1.06 0.84 1.97 1.79 1.22 2.59 1.11 0.63 0.61	0.00 2/10/15 4:44 PM 00:09:		- O L

Figure 4.11: Project Splash Screen for Gen3 Integrated Block for PCI Express Projects

If the goal is to generate a RIFFA design completely from scratch, each board directory comes with a RIFFA wrapper verilog file and instantiates a vendor-specific translation layer. It is highly recommended to re-use these files RIFFA wrapper when creating designs from scratch.

To generate the PCIe IP select the 7 Series Integrated Block for PCI Express after selecting the IP Catalog shown in Figure 4.11. This will open the IP Customization window as shown in Figure 4.12

		Customize IP ×	
Virtex-7 FPGA Gen3 In	tegrated Block for PCI Express (3.0)	λ.	
Bocumentation 늡 IP Loca	tion 📮 Switch to Defaults	· · · · · · · · · · · · · · · · · · ·	
	Component Name PCieGen1x8if64		
Show disabled ports		Six Cap Power Management Extd. Capabilities-1 Extd. Capabilities-2 Shared Logic Core Interface Parameters	
	Mode Advanced -		
	Device / Port Type PCI Express Endpoint device *	Reference Clock Frequency (MHz) 100 MHz	
	PCle Block Location X0Y1 -	Xilinx Development Board VC709 -	
		Silicon Revision Production *	
	Number of Lanes	Maximum Link Speed	
	Lane Width X8 *	@ 2.5 GT/s 0 5.0 GT/s 0 8.0 GT/s	
	AXI-ST Interface Width	AXI/ST Interface Frequency (MHz)	
	@ 64 bit 0 128 bit	AXI-ST Interface Frequency (MHz) 250 *	
No. 10	A30-ST Alignment Mode	Tandem Configuration	
	DWORD Aligned     O Address Aligned	None O Tandem PROM (Refer PG023) O Tandem PCIe (Refer PG023)	
	PIPE Mode Simulations		
	None O Enable Pipe Simulation O Enable External PIPE Interface		
	Enable A0-ST Frame Straddle	Enable External GT Channel DRP	
	Disable Client Tag	Enable RX Message INTEC	
	Additional Transceiver Control and Status Ports	PCIe DRP Ports	
	Enable External STARTUP primitive	Enable Powerdown Interface	
4 F.	L		
		OK Cancel	

Figure 4.12: Basic settings tab.

First, select "ADVANCED" from the drop down menu. This will cause more tabs to appear in the bar. The following tabs are not used during customization: MSIx Cap (Capabilities), Extd.

Capabilities 1, and Extd Capabilites 2.

In this example, we have set the Xilinx Development Board to VC709, and selected the PCIe Gen1 rate of 2.5 GT/s, and a Lane Width of 8 ( $C_NUM_LANES = 8$ ). We have chosen to set the AXI Interface Width to 64-bits ( $C_PCI_DATA_WIDTH = 64$ ). Finally Clear the Disable Client Tag and PCIe DRP Ports boxes. The choice of Link Rate, Lanes, and Interface Width will allow different AXI Interface Frequencies to be selected. The RIFFA core will run at this clock frequency, but the user logic can run at whatever frequency it desires.

Optional: Set the Component Name of the PCI Express block, and the IP Location. In our example projects, we use the name template PCIeGenWxYIfZ where W is the PCI Express Version (Link Speed in Figure 4.12), Y is the lane width, and Z is the AXI interface width. The IP location is the *ip* directory in the example project.

Note: For RIFFA 2.2.2 the 256-bit interface is not supported, however the 128-bit interface is. This means PCIe Gen2 with 8 lanes, and PCIe Gen3 with 4 lanes are both supported.

Customize IP ×				
Virtex-7 FPGA Gen3 In	tegrated Block for PCI Express (3,0)	A		
Documentation 🚞 IP Loca	tion 📮 Switch to Defaults			
Show disabled ports	Component Name PCIeGen1x8/f64 Basic Capabilities PF0 IDs PF0 BAR Legacy/MSI Cap MSix Cap Power Managem	ent   Extd. Capabilities-1   Extd. Capabilities-2   Shared Logic   Core Interface Par 4 + B		
	Physical Functid Capabilities	Link Status Register Selects whether the device reference clock is provided by the connector (Synchronous) or generated via an onboard PL(Asynchronous)		
	Extended Tag Field	Enable Slet Clock Configuration		
	SROV Capability Device Capabilities Register 2  Sabat AtomicOp Completer Supported  Sabat AtomicOp Completer Supported  Sabat Completer Supported  OBFF Supported  OBFF Supported  OBFF Supported  Sabat Completer Supported  Sabat Complete	Punction Level Reset		
		OK Cancel		

Figure 4.13: PCI Express Capabilities Tab.

In the Capabilities tab shown in Figure 4.13 check the **Extended Tag Field** box. If the **Extended Tag Field** is selected  $C\_LOG\_NUM\_TAGS = 8$ , otherwise  $C\_LOG\_NUM\_TAGS = 5$ . Set the **PFO Max Payload Size** from the dropdown menu; Use this to set the RIFFA  $C\_MAX\_PAYLOAD\_BYTES$  parameter.

Note: Maximum Payload sizes are typically set by the BIOS, and 256 bytes seems to be standard. RIFFA will default to the minimum of  $C_MAX_PAYLOAD_SIZE$  and the setting in your BIOS. Unless your BIOS is modified, or can support substantially larger packets, there will be no performance benefit to increasing the payload size. Increasing the maximum payload size will increase the resources consumed.

	Customize IP ×			
Virtex-7 FPGA Gen3 In	Virtex-7 FPGA Gen3 Integrated Block for PCI Express (3.0)			
🖉 Documentation 🚞 IP Locat	tion 📮 Switch to Defaults			
Show disabled ports	Component Name PCIeGen1x8If64			
E	Basic   Capabilities   PF0 IDs   PF0 BAR   Legacy/MSI Cap   MSix Cap   Power Management   Extd. Capabilities 1   Extd. Capabilities 2   Shared Logic   Core Interface Parameters			
	PF0 - ID Initial Values PF0 IDs			
	Vendor ID 10EE Range: 0000FFFF			
	Device ID 7018 Range: 0000FFFF			
	Revision ID 00 C Range: 00FF			
	Subsystem Vendor ID 10EE Range: 0000FFFF			
	Subsystem ID 0007 Range: 0000FFFF			
	Class Code			
	PFD Use Class Code Lookup Assistant			
	Base Class Value Simple communication controllers •			
	Base Class 05 Range: 00.FF			
	Sub-Class/Interface Value Generic XT compatible serial controller *			
	Sub-Class 80 Range: 00FF			
	Interface 00 Range: 00FF Class Code 058000 Range: 000000FFFFF			
	Class Code 058000 Range: 000000FFFFF			
e Pa				
	OK Cancel			

Figure 4.14: PCI Express IDs Tab.

The tab in Figure 4.14 is optional. Setting the Device ID may assist in identifying different FPGAs in a multi-FPGA system. The other options, specifically the Vendor ID, must remain the same.

Customize IP ×					
Virtex-7 FPGA Gen3 In	tegrated Block for PCI Express (3.0)				
💕 Documentation 🚞 IP Loca	tion 🧔 Switch to Defaults				
Show disabled ports	Component Name PCIeGen1x8//64				
2	Basic 🛛 Capabilities 🗍 PF0 IDs 🕺 PF0 BAR 🛛 Legacy/MSI Cap 🗍 MSIx Cap 🗍 Power Management 🗍 Extd. Capabilities 1 🗍 Extd. Capabilities 2 🗍 Shared Logic 🗋 Core Interface Parameters 📄				
	Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIO's or O's determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.				
	. 🗹 Bar0				
	Type Memory Cat bit Prefetchable Type N/A - Prefetchable				
	Size Unit Kilobytes - Size Value 1 - Size Unit Kilobytes - Size Value 2 -				
	Value (Hex): <u>FFFFC00</u> Value (Hex): <u>00000000</u>				
	. 🗆 8er2				
	Type N/A · 04 bit Prefetchable Type N/A · Prefetchable				
	Size Unit Kilobytes - Size Value 2 - Size Unit Kilobytes - Size Value 2 -				
	Value (Hex): 00000000 Value (Hex): 00000000				
	Bar4Bar5				
	Type N/A				
	Size Unit (clobytes = Size Value 2 = Size Unit (clobytes = Size Value 2 =				
	Value (Hex): 00000000 Value (Hex): 00000000				
	Dependion Rom				
	Size Unit Kilobytes · Size Value 2 ·				
	Value (Hex): 0000000				
4 Fa					
	OK Cancel				

Figure 4.15: PCI Express Base Address Registers (BAR) Tab.

The tab in Figure 4.15 must be configured so that BAR0 is **enabled**. Select type **Memory**, and Unit **Kilobyte**, and **Size Value 1** from the dropdown menus. If these values are not set correctly

the RIFFA driver will not recognize the FPGA device.

Customize IP ×				
rtex-7 FPGA Gen3 Integrated Block for PCI Express (3.0)				
Documentation 🔁 IP Location 🗣 Switch to Defaults				
Show disabled ports Component Name [PCleGen]x8/64				
2 Basic Capabilities   PF0 IDs   PF0 BAP Legacy/MSI Cap   MSk Cap   Power Management   Extd. Capabilities 1.   Extd. Capabilities 2.   Shared Logic   Core Interface Par 4 🕨 🖩				
Legacy Interrupt Settings				
PF0 Interrupt PIN NONE -				
Enable MSI Per Vector Masking				
MSI Capabilities				
PF0 Enable MSI Capability Structure     PF0 Multiple Message Capable     1vector ▼				
OK Cancel				

Figure 4.16: PCI Express Legacy and MSI Interrupts Tab.

In the Legacy/MSI Capabilites tab shown in Figure 4.16, select None in the PFO Interrupt Pin Dropdown menu and set the PFO Multiple Message Capable dropdown menu to 1 Vector

Customize IP ×					
Virtex-7 FPGA Gen3 Int	tegrated Block for PCI Ex	press (3.0)			A
🖉 Documentation 🚞 IP Locat	tion 🗔 Switch to Defaults				
Show disabled ports	Component Name PCIeGen1x8I	64			0
2	Basic Capabilities PF0 ID	s PF0 BAR Legacy/MSI Cap MS	x Cap Power Management Extd. Ca	apabilities-1 Extd. Capabilities-2 Shar	red Logic Core Interface Pa 4 🕨 🗷
	Power Management Registers				
	D1 Support				
	PME Support				
		D3bat			
	ASPM Support optionality				
	No ASPM				
	O LOs Supported				
	O LOs L1 Entry Supporte	a			
	BRAM Configuration Options				
	Performance Level	Posted Header/Data Credits	Non-posted Header/Data Credits	Completion Header/Data Credits	Total BRAMS Required
	Extreme *	0x20/0xCC 0x20/0x198	0x20/0x28 0x20/0x28	0x00/0x000 0x00/0x000	8/2 4/6
		0/20/0/190	0,20,0,28	0,00,0,000	4/0
4 <b>F</b> •					
					OK Cancel

Figure 4.17: PCI Express Power Management Tab.

In the Power Management tab, shown in Figure 4.17, ensure that the **Performance Level** is set to **Extreme**.

Customize IP ×				
Virtex-7 FPGA Gen3 Integr	rated Block for PCI Express (3.0)			
💕 Documentation 🚞 IP Location (	G Switch to Defaults			
Show disabled ports Com	Switch to Defaults   ponent Name CiceGen1:e864   Base: Capabilities:   PFD DB: PFD DB:   PFD DB: PFD DB:<			
	OK Cancel			

Figure 4.18: PCI Express Shared Logic Tab.

In the Shared Logic Tab shown in Figure 4.18 **clear** all of the checkboxes shown. These settings will not affect the core generated, but will affect the example designs generated by the Vivado, and make the Vivado example design mirror the RIFFA Example design.




Figure 4.19: PCI Express Core Interface Parameters Tab.

Finally, in the Interface Parameters tab, match the checkboxes shown in Figure 4.19. These options simplify the interface to the generated core

#### 4.2.3 Creating Constraints files for the VC709 Development Board

When generating a design for the VC709 board, the following constraints will correctly constrain the clocks. When using a different board, read the user guide for appropriate pin placment, or copy the constraints from the PCIe Endpoint Example Design.

Listing 4.3: .xdc constraints for the VC709 board

```
create_clock -period 10.000 -name pcie_refclk [get_pins refclk_ibuf/0]
set_false_path -from [get_ports PCIE_RESET_N]
# The following constraints are BOARD SPECIFIC. This is for the VC709
set_property LOC IBUFDS_GTE2_X1Y11 [get_cells refclk_ibuf]
set_property PACKAGE_PIN AV35 [get_ports PCIE_RESET_N]
set_property IOSTANDARD LVCMOS18 [get_ports PCIE_RESET_N]
set_property PULLUP true [get_ports PCIE_RESET_N]
```

## 5 Compiling and using the Altera Example Designs

This section describes how to use RIFFA 2.2.2 with Quartus 14.1. The example projects included in this distribution target Terasic DE5Net and DE4 boards. We are confident that RIFFA will work on all currently supported Altera devices using the Hard IP for PCI Express (Cyclone V, Arria V and Stratix V) devices, as well as all devices using IP Compiler for PCI Express (Stratix IV and prior). For device support in Quartus 14.1see <sup>1</sup>

The FPGA families that we have successfully tested RIFFA 2.2.2 are:

- Stratix V (DE5-Net)
- Stratix IV (DE4)

There are three options for starting a new RIFFA project:

- For first-time users with a DE5 board, we recommend the archived projects provided in the RIFFA 2.2.2/source/fpga/de5\_qsys directory. Follow the instructions in Section 5.1.1
- Intermediate and advanced users, or users with a DE4 board, we have provided projects without instantiated IP. For DE5 boards, follow the instructions in Section 5.1.2. For DE4 boards, follow the instructions in Section 5.2
- For advanced users, or users wishing to support a new board, we provide full instructions for creating a top level and generating IP. Follow the instructions in Section 5.1

## 5.1 Example Designs with Qsys and MegaWizard (Stratix V, Cyclone V and newer)

## 5.1.1 Qsys (Stratix V and newer)

For first-time users with the DE5-Net board, copy one of the archived projects (.qar files) available in the de5-qsys directory.

- 1. Open Quartus to get the introductory screen shown in Figure 5.1.
- 2. Click 'Open an Existing Project' and navigate to your RIFFA 2.2.2 directory.
- 3. In the RIFFA 2.2.2 distribution, open *RIFFA 2.2.2/source/fpga/de4/* and choose from one of the existing example design directories for your board. In the example design directory, locate the *prj* folder and open it. Select the .qpf file and click open. This will open the example project, as shown in Figure 5.2.
- 4. This project was compiled in Quartus 14.1. The bit file generated can be used to test the FPGA system. If you are using a newer version of Quartus, recompile the example design or use the programming file provided.
  - To recompile the example design, click the compile button in the top left corner as shown in Figure 5.2.

<sup>&</sup>lt;sup>1</sup> http://dl.altera.com/devices/




Figure 5.1: Welcome Screen for Quartus 14.1

- Recompiling your design will generate a new bitfile in the *prj* directory. The bit file in the *bit* will not be changed.
- 5. To program the FPGA, click 'Open Programmer'. New bit files (generated by Quartus) will appear in the *prj/output\_files*/ directory. An example bit file is provided in the example design's *bit* directory.
  - Before programming your FPGA, you should install the RIFFA driver. See Section 3
- 6. The example design uses the chnl\_tester (shown in Figure 5.3, which works with the example software in the *source*/{ $C_{-}C_{++}$ , *Java*, *python*, *matlab*} directories. Replace the chnl\_tester instantiation with any user logic, matching the RIFFA interface.
- 7. Recompile the design and program the FPGA Device. Changing the  $C_NUM_CHNL$  will change the number of independent channel interfaces

## 5.1.2 Generating IP using MegaWizard (Stratix V, Cyclone V and newer)

In some cases, it may be necessary to generate the PCIe Endpoint IP. For intermediate users, there are project example projects inside of the *de5* directory without instantiated IP (This is done to avoid licensing problems). For the DE5, the project directories are: DE5Gen1x8If64, DE5Gen2x8If128, DE5Gen3x4If128.

Modifying the RIFFA parameters  $C_PCI_DATA_WIDTH$ ,  $C_MAX_PAYLOAD_BYTES$ and  $C_LOG_NUM_TAGS$  require changing certain settings in the IP core file. The parameter  $C_NUM_LANES$  is located in the top level file of each example project. How these parameters relate to IP core settings is highlighted in the following figures.

For advanced users whose goal is to generate a RIFFA design completely from scratch, we provide instructions for generating the timing constraints and other low level details. Each board directory contains with a RIFFA wrapper verilog file and instantiates a vendor-specific translation layer. It is highly recommended to re-use these files RIFFA wrapper when creating designs from scratch. Users should also use the constraints file (.sdc) in the board directory, and in the *constr/*, or read the User Guide provided with each board and the instructions for generating constraints in Section 5.1.3.




Figure 5.2: Project Splash Screen for Quartus Projects




Figure 5.3: chnl\_tester instantiation in the top level file

As stated in Section 2.3, each project directory contains five folders.

- The *prj*/ directory contains the project .qpf and .qsf file.
- The *hdl/* contains the top level file, e.g. DE5Gen2x8If128.v, which instantiates the skeleton IP and the RIFFA Core.
- The *ip*/ directory is empty but will contain Altera IP generated by Quartus in the following guide.
- The constr/ directory contains project-specific timing constraint files.
- Finally the *bit*/ directory contains the project .sof, or bit file that we have tested. This bitfile will not be overwritten by subsequent Quartus compilations.

Note: The bitfile in the bit directory is not modified by recompilation in Quartus. Quartus will generate a new bitfile (.sof) in the prj/ directory for the DE5Net board.




Figure 5.4: Qsys Diagram depicting the connections between the three Altera IP blocks.

Altera designs require additional IP to drive the PCIe Core Transcievers. For the DE5, these blocks are the Transciever Reconfiguration Controller and the Reconfiguration Driver. When

creating a new top level design, these blocks must be connected together with the PCIe Endpoint as shown in Figure 5.4.

First, we will generate the PCIe Endpoint. Click on the Avalon Streaming Interface for PCI Express in the Quartus IP Catalog. Figure 5.9.

Optional: Set the Component Name of the PCI Express block, and the IP Location. In our example projects, we typically use the name PCIeGenWxYIfZ where W is the PCI Express Version (Link Speed in Figure 4.12), Y is the lane width, and Z is the Avalon interface width. The IP location is the ip/ directory in the example project.

<u>F</u> ile <u>E</u> dit <u>S</u> ystem <u>G</u> enerate <u>V</u> iew <u>T</u> ools <u>H</u> elp			
System Contents 🛛 Address Map 🖾 💐 Parameters 🕅			
System: QSysDE5Gen1x8lf64 Path: PCleGen1x8lf64			
Stratix V Hard IP for PCI Express altera_pcie_sv_hip_ast			
▼ System Settings			
Number of lanes:	x8 🔻		
Lane rate:	Gen1 (2.5 Gbps) 👻		
Port type:	Native endpoint 👻		
PCI Express Base Specification version:	2.1 🔻		
Application interface:	Avalon-ST 64-bit 👻		
RX buffer credit allocation - performance for received requests:	Minimum 👻		
Reference clock frequency:	100 MHz 👻		
Use 62.5 MHz application clock			
Use deprecated RX Avalon-ST data byte enable port (rx_st_b	be)		
Enable byte parity ports on Avalon-ST interface			
Enable multiple packets per cycle			
Enable configuration via the PCIe link			
Use credit consumed selection port tx_cons_cred_sel			
Enable Configuration Bypass			
Enable Hard IP reconfiguration			
Enable Hard IP completion tag checking			
Enable Hard IP reset pulse at power-up when using the soft	reset controller		
* Base Address Registers			
BARO BAR1 BAR2 BAR3 BAR4 BAR5 Expansion	ROM		
Type: 32-bit non-prefetchable memory 🗸			
Size: 1 KByte - 10 bits			
▼ Base and Limit Registers for Root Port			
Input/Output:	Disabled 👻		
Prefetchable memory:	Disabled -		
Device Identification Registers     Vendor ID:	0x00001172		
Device ID:	0x0000001		
Revision ID: 0x00000001			
Class Code: 0x0000000			
Subsystem Vendor ID: 0x00000000			
Subsystem Device ID: 0x00000000			
0 Errors, 12 Warnings			

Figure 5.5: PCI Express Endpoint Configuration Menu

In Figure 5.5, select the Number of Lanes, which corresponds to the top level parameter  $C_NUM_LANES$ , Lane Rate, and PCI Express Base Specification version from the dropdown menus (Choose the highest possible base specification version). Select an Application Interface Width; This corresponds to the  $C_PCI_DATA_WIDTH$  parameter in RIFFA. Currently the 64-bit and 128-bit interfaces are supported for all Altera designs. Some widths may not be possible depending on the Lane Rate and Number of Lanes selected.

The choice of **Link Rate**, **Number of Lanes**, and **Interface Width** will set the frequency for the PCI interface, which is clocked by the pld\_clk signal. For the chosen settings, the frequency should be displayed in the messages bar at the bottom of the configuration menu (Messages bar not shown). The RIFFA core will run at this clock frequency, but the user logic can run at whatever frequency it desires.

In the Base Address Registers Section set BAR0's type to **32-bit non-prefetchable memory** and set the size to **1 KByte - 10 Bits**.

There are no required changes in the Device Identification Registers Section. However, in a multiple FPGA system, it may be useful to change the **Device ID** to allow identification of different FPGA platforms. The other options, specifically the **Vendor ID**, must remain the same.

Scroll down to view the final two sections shown in Figure 5.6.

Subsystem Vendor ID:	0x0000000			
Subsystem Device ID:	0x0000000			
PCI Express/PCI Capabilities				
Device Error Reporting Link MSI MSI-X Sl	ot Power Management VSEC			
Maximum payload size: 256 Bytes 👻				
Number of tags supported: 64 👻				
Completion timeout range: ABCD 💌				
✓ Implement completion timeout disable				
PHY Characteristics				
Gen2 transmit deemphasis:	6dB 👻			
Use ATX PLL				
Enable Common Clock Configuration (for lower latency)				
0 Errors, 12 Warnings				

Figure 5.6: PCI Express Endpoint Configuration Menu

In the PCI Express/PCI Capabilities menu, set your desired Maximum Payload Size, which corresponds to the RIFFA parameter,  $C_MAX_PAYLOAD_BYTES$  and the Number of Tags Supported. The log of the Number of Tags Supported is the  $C_LOG_NUM_TAGS$  parameter in RIFFA.

In the MSI Tab, make sure that the number of MSI messages requested is equal to 1.

Note: Maximum Payload sizes are typically set by the BIOS, and 256 bytes seems to be standard. RIFFA will default to the minimum setting  $C_{-}MAX_{-}PAYLOAD_{-}SIZE$  and the setting in your

BIOS. Unless your BIOS is modified, or can support substantially larger packets, there will be no performance benefit to increasing the payload size. Increasing the **Maximum Payload Size** will increase the resources consumed.

Finally, record the number of **Transciever Reconfiguration Interfaces** in the messages bar at the bottom of the screen, then close the PCIe IP Generation Menu. A window may ask if you wish to generate the example design. This is optional.

Eile <u>E</u> dit <u>S</u> ystem <u>G</u> enerate <u>V</u> iew <u>T</u> ools <u>H</u> elp		
System Contents 🕴 Address Map 🕸 🍓 Parameters 🕸		
System: QSysDE5Gen1x8if64 Path: XCVRCtrlGen1x8		
Transceiver Reconfiguration Controller alt_xcvr_reconfig		
* Parameters		
Device family: Stratix V V		
* Interface Bundles		
Number of reconfiguration interfaces: 10		
Optional interface grouping:		
(e.g. '2,2' or leave blank for a single bundle)		
* Transceiver Calibration functions		
NOTE - please refer to the device handbook for reset sequence requirements between the reconfiguration controller and transceiver PHY.		
✓ Enable offset cancellation		
Enable PLL calibration		
Create optional calibration status ports		
Analog Features		
Enable Analog controls		
Enable EyeQ block		
Enable Bit Error Rate Block		
Enable decision feedback equalizer (DFE) block		
Enable adaptive equalization (AEQ) block		
🔻 Reconfiguration Features		
Enable channel/PLL reconfiguration		
Enable PLL reconfiguration support block		

Figure 5.7: Transciever Reconfiguration IP Generation Menu

Next, generate the Transceiver Reconfiguration Controller by opening MegaWizard and selecting the Transceiver Reconfiguration Controller megafunction.

Set the appropriate number of **Transciever Reconfiguration Interfaces** in the Interface Bundles Menu. In the analog features section, **Enable Analog Controls** and **Enable Adaptive Equalization** block by clicking the appropriate boxes.

Optional: Set the Component Name of the Transciever Reconfiguration Controller, and the IP Location. In our example projects, we typically use the name XCVRCtrlGenWxY where W is the **PCI Express Version** (Link Speed in Figure 5.5), Y is the lane width. The IP location is the ip/ directory in the example project.

1	<u>F</u> ile <u>E</u> dit <u>S</u> ystem <u>G</u> enerate <u>V</u> iew <u>T</u> ools <u>H</u> elp					
	System Contents 🕱 Address Map 🖇 💐 Parameters 🛞					
	System: QSysDE5Gen1x8lf64 Path: XCVRDrvGen1x8					
	Altera PCIe Reconfig Driver altera_pcie_reconfig_driver					
	▼ Parameters					
	Lane Rate: Gen1 (2.5 Gbps) 🔽					
	Number of reconfiguration interfaces: 10					
	Add cal_busy_in output port conduit					

Figure 5.8: Transciever Reconfiguration Driver Menu

In Qsys, generate the Transciver Reconfiguration Controller. Select the appropriate lane rate for your design, and the number of Reconfiguration Intefaces. These should match the number of reconfiguration interfaces dictated when generating the PCIe IP in Figure 5.5 and the number selected in Figure 5.7.

Optional (in Qsys): Set the Component Name of the Transciever Reconfiguration Driver, and the IP Location. In our example projects, we typically use the name XCVRDrvGenWxY where W is the **PCI Express Version** (Link Speed in Figure 4.12), and Y is the lane width. The IP location is the *ip* directory in the example project.

If you are using Megawizard to instantiate IP, you must manually instantiate the Transciver Reconfiguration Driver in the Top Level design. The instantiation template is shown in Listing 5.1 into your top-level file. Match the PCIe generation, and chip generation for your project.

Listing 5.1: Manual (non-qsys) instantiation of Reconfiguration Driver

```
altpcie_reconfig_driver
#(
/* These values should match the values used for the PCIe Endpoint */
.number_of_reconfig_interfaces(10), /*Set This*/
.gen123_lane_rate_mode_hwtcl(''Gen1 (2.5 Gbps)''), /*Set This*/
.INTENDED_DEVICE_FAMILY(''Stratix V'')) /*Set This*/
XCVRDriverGen2x8_inst
(
/*Ports Here -- Copy from Example Designs*/
);
```

#### 5.1.3 Creating Constraints files for MegaWizard and QSys Designs

Advanced users may also want to edit and modify the constraint files. This not required or recommended for novice users. The example designs in the RIFFA 2.2.2 distribution contain appropriate constraint files for the example designs. However if the need arises, these constraints are documented below.

To appropriately constrain your PCIe reference clocks, place the constraints shown in Listing 5.2 in your .sdc file. Modify the names PCIE\_REFCLK, PCIE\_TX\_OUT and PCIE\_RX\_IN to match your design.

Listing 5.2: .sdc constraints for Qsys and Megawizard designs

```
create_clock -name PCIE_REFCLK -period 10.000 [get_ports {PCIE_REFCLK}]
derive_pll_clocks -create_base_clocks
derive_clock_uncertainty
```

Likewise, copy the constraints in Listing 5.3 into your .qsf file. Copy the location assignment commands for each PCIe Pin in your reference design.

```
Listing 5.3: .qsf settings for Qsys and Megawizard designs
```

```
# PCIE Connections
set_location_assignment <PCIE_REFCLK_PIN> -to PCIE_REFCLK
set_instance_assignment -name IO_STANDARD HCSL -to PCIE_REFCLK
set_location_assignment <PCIE_REFCLK_PIN(n)> -to ''PCIE_REFCLK(n)''
set_instance_assignment -name IO_STANDARD HCSL -to ''PCIE_REFCLK(n)''
set_location_assignment <PCIE_RESET_N> -to PCIE_RESET_N
set_instance_assignment -name IO_STANDARD ''2.5 V'' -to PCIE_RESET_N
# For each PCIE Lane (L) set the pin locations from the board user guide!
*******
#PCIE TX_OUT L
set_location_assignment <TX_LANE[L]_PIN> -to PCIE_TX_OUT[0]
set_location_assignment <TX_LANE[L]_PIN(n)> -to ''PCIE_TX_OUT[0](n)''
#PCIE RX_IN L
set_location_assignment <RX_LANE[L]_PIN> -to PCIE_RX_IN[L]
set_location_assignment <RX_LANE[L]_PIN(n)> -to ''PCIE_RX_IN[L](n)''
```

# 5.2 IP Compiler for PCI Express (Stratix IV, and older)

To avoid licensing problems, we do not package Altera IP for the DE4 board. Manual IP Instantiation is required when using the DE4 Board, and similar devices using the IP Compiler for PCI Express. Changing the endpoint settings described here may change the RIFFA parameters  $C_PCI_DATA_WIDTH$ ,  $C_MAX_PAYLOAD_BYTES$  and  $C_LOG_NUM_TAGS$ . How these parameters relate to IP core settings is highlighted in the following figures.

There are sever example projects inside of the *de4* directory folder without instantiated IP. For the DE4 board, these projects are DE4Gen1x8If64, DE4Gen2x8If128.board.

As stated in Section 2.3, each project directory contains five folders.

- The *prj*/ directory contains the project .qpf and .qsf file.
- The hdl/ contains the top level file, e.g. DE5Gen2x8If128.v, which instantiates the skeleton IP and the RIFFA Core.
- The ip/ directory is empty but will contain Altera IP generated by Quartus in the following guide.
- The *constr/* directory contains project-specific timing constraint files.
- Finally the *bit*/ directory contains the project .sof, or bit file that we have tested. This bitfile will not be overwritten by subsequent Quartus compilations.

#### 5.2.1 Generating IP with IP Compiler for PCI Express (Stratix IV, and older)

Note: The bitfile in the bit directory is not modified by recompilation in Quartus. Quartus will generate a new bitfile (.sof) in the */output\_files* directory for the DE4 board.

First, we will generate the PCIe Endpoint. Open the Altera IP Catalog and select the IP Compiler for PCI Express. This will open the window shown in Figure 5.9.

Optional: Set the Component Name of the PCI Express block, and the IP Location. In our example projects, we typically use the name PCIeGenWxYIfZ where W is the PCI Express Version (Link Speed in Figure 4.12), Y is the lane width, and Z is the Avalon interface width. The IP location is the *ip* directory in the example project.

In this guide, we will skip the Power Mangement tab shown in Figure 5.9.




Figure 5.9: IP Compiler for PCI Express System Settings Tab

In the first column of the System Settings Tab, select your Chip Generation/PHY Type (Stratix IV GX for the DE4 board), Lanes, and Max Rate. The Number of Lanes is the parameter  $C_NUM\_LANES$  in the project top level file. In the second column, select the PCI Express Version (2.0, or the highest possible) and set the Test Out Width to 0. In the third column, select the Application Interface Width. The Application Interface Width corresponds to the RIFFA parameter  $C_PCI\_DATA\_WIDTH$ .

The choice of Link Rate, Lanes, and Interface Width will set the frequency for the PCI interface, which is clocked by the signal pld\_clk. For the chosen settings, the frequency is determined in the Chip User Guide (though, typically it is one of 62.5, 125, or 256 MHz)

MegaWizard Plug-In Manager - IP Compiler for PCI Express - ×							
IP Compiler for PCI Express							
1 Parameter 2 El Settings							
System Settings	PCI Registers		er Setup	> Power Mana	gement >		
PCI Base Address Re	egisters (Type 0	Configuration Space)					7
BAR		BAR Type			BAR Size		
0	32-bit I	Non-Prefetchable Memor	у	1 k	Byte - 10 bits		
1	Se	elect Type to Enable					
2							
3							
4							
5		Select to Enable					
EXP-ROM		Select to Enable					
PCI Read-Only Regist	ters						
Device ID: 0x0004		Subsystem ID:	0x0004		Revision ID:	0x01	
Vendor ID: 0x1172		Subsystem vendor ID	0x1172		Class code	0xFF0000	
Base and Limit Reg	gisters						
Input/Output:	Disable	~	Prefetc	hable memory:	Disable		~
Info: Native Endpo	int implemental	ion requires MSI messag	ge 64-bit a	ddress capabil	ity.		
Info: Native Endpoint implementation doesn't support I/O or 32-bit Prefetchable memory BAR types.							
					Cancel	< <u>B</u> ack <u>N</u>	lext > <u>F</u> inish

Figure 5.10: IP Compiler for PCI Express Registers Tab

PCI Registers Tab, shown in Figure 5.10, set BAR0's type to "32-bit non-prefetchable memory". Set the size to "1 KByte - 10 Bits".

There are no required changes in the PCI Registers Tab. However, in a multiple FPGA system, it may be useful to change the **Device ID** to identify different FPGA platforms. The other options, specifically the **Vendor ID**, must remain the same.




Figure 5.11: IP Compiler for PCI Express Capabilities Tab

Open the Capabilities Tab shown in Figure 5.11. In the Device Capabilities box, set the **Tags Supported** to **64**. The log of the maximum number of tags supported is the RIFFA parameter  $C\_LOG\_NUM\_TAGS$  parameter in RIFFA. In the MSI Capabilities box, set the number of **MSI Messages Requested** to **1**. All the remaining settings must stay the same.

Parameter 2 EDA 3 Summary Settings		
System Settings > PCI Registers > Capa	bilitiesBuffer Setup Power Management	
1aximum payload size: 256 Bytes 💌	Desired performance for received requests: Maximum	
lumber of virtual channels: 1	Desired performance for received completions: Maximum	
virtual Channel Arbitration	Posted header credit: 50 Used space: 800 Bytes	
Number of low priority VCs: None	Posted data credit: 360 Used space: 5760 Bytes	
Retry Buffer Options	Non-posted header credit: 54 Used space: 864 Bytes	
🗹 Auto configure retry buffer size	Completion header credit: 112 Used space: 1792 Bytes	
Retry buffer size: 16 KBytes 🗸	Completion data credit: 448 Used space: 7168 Bytes	
Maximum retry packets: 64 v	Total header credits: 216 Total Rx buffer space: 16 KByt	
	lires MSI message 64-bit address capability.	

Figure 5.12: IP Compiler for PCI Express Buffer Setup Tab

In Figure 5.12 select the Maximum Payload Size from the dropdown menu. Use this to set the  $C_MAX_PAYLOAD$  parameter. Set the numer of Virtual Channels to 1.

Note: **Maximum Payload** sizes are typically set by the BIOS, and 256 bytes seems to be standard. RIFFA will default to the minimum of  $C_MAX_PAYLOAD_SIZE$  and the setting in your BIOS. Unless your BIOS is modified, or can support substantially larger packets, there will be no performance benefit to increasing the payload size. Increasing the **Maximum Payload** size will increase the resources consumed.

Next, we need to generate the PLL for the example design. Select the ALTPLL megafunction from the Quartus IP Catalog, to open the window shown in Figure 5.13.




Figure 5.13: ALTPLL General Settings Tab

In Figure 5.13, select the **Speed Grade** that matches your board (Found in the User Guide and online). Next set the input clock frequency. The DE4 board provides 50 MHz clock inputs and we use these for convenience. The remaining settings are unchaged. Click on the Inputs/Lock tab to move on to Figure 5.14.

Optional: Set the name of the ALTPLL block. In the example designs we use the name ALT-PLL50I50O125O250O, for 50 MHz Input clock, 50, 125, and 250 MHz output clocks. The 125 and 50 MHz Clocks are required for the PCIe Endpoint.




Figure 5.14: ALTPLL Input Settings Tab

Match the settings shown in Figure 5.14. In the Output Clocks Section, create a 50 MHz output clock, 125 MHz clock, and 250 MHz Clock. Click Finish when done.

Finally, we generate the ALTGX\_RECONFIG Megafunction. Select the ALTGX\_RECONFIG megafunction from the Quartus IP Catalog to produce the widown shown in Figure 5.15.

MegaWizard Plug-In Manager [page 1 of 6] ×				
ALTGX_RECONFIG		<u>About</u> <u>D</u> ocumentation		
1 Parameter 2 EDA 3 Summary Settings				
Reconfiguration settings Analog controls	Channel and TX PLL reconfiguration   Error checks/[	Data rate switch		
ALTGXPCIeGen2x8	Currently sele	cted device family: Stratix IV		
reconfig_clk reconfig	togxb[30]	Match project/default		
reconfig_fromgxb[330]	busy What is the number of channels controlled t controller?	y the reconfig 8 💌 channels		
		nultiple instances of the alt4gxb megafunction,		
	The starting channel number of the instance     The number of channels controlled is one relationships and the starting star	tes must be unique and a multiple of 4, and		
	What are the features to be reconfigured by			
	Reconfiguration mode	'reconfig_mode_sel'		
	Soffset cancellation for Receiver channel	els		
	Analog controls	000		
	Data rate division in TX	011		
	Channel and TX PLL select/reconfig			
	CMU PLL reconfiguration	100		
	Channel and CMU PLL reconfiguratio	n 101		
	Channel reconfiguration with TX PLL	selec 110		
	Central Control Unit Reconfiguration	111		
	Adaptive Equalization control			
	Enable one time mode for a single c	hann 1001 🔹		
Resource Usage 1 alt cal + 32 lut + 120 reg		Cancel < Back Next > Finish ▼		

Figure 5.15: ALTGX Reconfiguration Settings Tab

In the Reconfiguration Tab shown in Figure 5.15, set the **Number of Channels**. This should be equal to the number of PCIe Lanes at the Top Level. In the Features Section, **Enable Analog Controls**. Match the settings in the remaining windows, shown in Figure 5.16, Figure 5.17, and Figure 5.18.




Figure 5.16: ALTGX Reconfiguration Analog Settings Tab




Figure 5.17: ALTGX Reconfiguration Channel Tab

MegaWi	zard Plug-In Manager [page 3 of 6] ×
	<u>About</u>
Parameter Settings	
Reconfiguration settings Analog controls Chan	nel and TX PLL reconfiguration Error checks/Data rate switch
ALTGXPCleGen2x8 reconfig_togdb(33.0) reconfig_togdb	
Resource Usage 1 alt_cal + 32 lut + 120 reg	Cancel < Back Next > Finish

Figure 5.18: ALTGX Reconfiguration Error Tab

#### 5.2.2 Creating Constraints files for IP Compiler Designs

Advanced users may also want to edit and modify the constraint files. This not required or recommended for novice users. The example designs in the RIFFA 2.2.2 distribution contain appropriate constraint files for the example designs. However if the need arises, we demonstrate the constraints we used below.

If the goal is to generate a RIFFA design completely from scratch, each board directory comes with a RIFFA wrapper verilog file and instantiates a vendor-specific translation layer. It is highly recommended to re-use these files RIFFA wrapper when creating designs from scratch. Users should also use the constraints file (.sdc) in the board directory, and in the *constr*/, or read the User Guide provided with each board.

To appropriately constrain your PCIe reference clocks, place the constraints shown in Listing 5.4 in your .sdc file. Modify the name of the osc\_50MHz and PCIE\_REFCLK ports to match your design

Listing 5.4: .sdc constraints for Qsys and Megawizard designs

```
create_clock -name PCIE_REFCLK -period 10.000 [get_ports {PCIE_REFCLK}]
create_clock -name osc_50MHz -period 20.000 [get_ports {OSC_BANK3D_50MHZ}]
derive_pll_clocks -create_base_clocks
derive_clock_uncertainty
# 50 MHZ PLL Clock
create_generated_clock -name clk50 -source [get_ports {OSC_50_BANK2}] \
[get_nets {*|altpll_component|auto_generated|wire_pll1_clk[0]}]
# 125 MHZ PLL Clock
create_generated_clock -name clk125 -multiply_by 5 -divide_by 2 -source \
[get_ports {OSC_50_BANK2}] \
[get_nets {*|altpll_component|auto_generated|wire_pll1_clk[1]}]
# 250 MHZ PLL Clock
create_generated_clock -name clk250 -multiply_by 5 \
-source [get_ports {OSC_50_BANK2}] [get_nets \
{*|altpll_component|auto_generated|wire_pll1_clk[2]}]
```

Likewise, copy the constraints in Listing 5.5 into your .qsf file. Copy the location assignment commands for each PCIe Pin in your reference design.

Listing 5.5: .qsf settings for IP Compiler Designs

```
*************
# PCIE Connections
set_location_assignment <PCIE_REFCLK_PIN> -to PCIE_REFCLK
set_instance_assignment -name IO_STANDARD HCSL -to PCIE_REFCLK
set_location_assignment <PCIE_REFCLK_PIN(n)> -to ''PCIE_REFCLK(n)''
set_instance_assignment -name IO_STANDARD HCSL -to ''PCIE_REFCLK(n)''
set_location_assignment <PCIE_RESET_N> -to PCIE_RESET_N
set_instance_assignment -name IO_STANDARD ''2.5 V'' -to PCIE_RESET_N
# For each PCIE Lane (L) set the pin locations from the board user guide!
#PCIE TX_OUT L
-to PCIE_TX_OUT[L]
set_location_assignment <TX_LANE[L]_PIN>
set_location_assignment <TX_LANE[L]_PIN(n)> -to ''PCIE_TX_OUT[L](n)''
#PCIE RX_IN L
set_location_assignment <RX_LANE[L]_PIN> -to PCIE_RX_IN[L]
set_location_assignment <RX_LANE[L]_PIN(n)> -to ''PCIE_RX_IN[L](n)''
```

# 6 Developer Documentation

This chapter describes RIFFA 2.2.2 at a level of detail that is useful for RIFFA developers. Users of RIFFA should not read this section until they are comfortable developing for RIFFA or have experience with PCIe and DMA concepts.

# 6.1 Architecture Description




Figure 6.1: High level RIFFA Diagram

• **IP** Interfaces The Vendor IP interfaces provied low-level access to the PCIe bus. Each vendor provides a set of signals for communicating over PCIe. Xilinx FPGAs without PCIe Gen3 support provide an interface very similar to Altera FPGAs. We call this the "Classic Interface". Newer Xilinx devices with PCIe Gen3 support have completely different non-compatible interfaces (CC, CQ, RC, RQ instead of RX and TX). We call this the "Xilinx Ultrascale Interface".

Files: \*.xci, \*.qsys (And others generated by vendor tools)

• **Translation Layer** The Translation Layer provides a set of vendor-independent interfaces and signal names.

There is one translation layer for each interface. The "Classic Translation Layer" provides a set of interfaces (RX, TX, Interrupt, and Configuration) and vendor independent signal names to higher layers. There is very little logic in these layers, and there should be no timing-critical logic here.

The "Ultrascale Translation Layer" operates on the ultrascale interface. Similar to the classic translation layer, it contains very little logic. It provides the interfaces: RX Completion, RX Request, TX Completion, TX Request, Interrupt, and Configuration.

 $Files: \ translation\_altera.v, \ translation\_xilinx.v, \ txc\_engine\_ultrascale.v, \ txr\_engine\_ultrascale.v$ 

• Formatting Engine Layer The Formatting Engine Layer is responsible for formatting requests and completions into packets. This layer provides four interfaces: RX Completion (RXC) for receiving completions (responses to memory read requests), RX Request (RXR) for receiving memory read and write requests, TX Completion (TXC) for transmitting completions (reponses to memory read requests), and TX Request (TXR) for transmitting read and write requests.

The engine layer abstracts vendor specific features, such as Xilinx's Classic-Interface Big-Endian requirement and Altera's Quad-word Alignment. The C\_VENDOR parameter for the engine layer switches between Xilinx, Altera, and Ultrascale logic to produce TLPs (Classic Interface) and AXI Descriptors (Ultrascale Interface).

The RX path of the engine layer has packet parsers for TLPs and AXI Descriptors. These are parameterized by width, as of RIFFA 2.2. The TX Path of the engine layer has packet formatters for TLPs and AXI Descriptors.

As alluded to in the Translation Layer, the Classic IP Cores provide only two transmit interfaces (RX, and TX), while the Xilinx Ultrascale IP Core handles RX Demultiplexing and multiplexing internally and provides four interfaces (RXC, RXR, TXC, and TXR). For this reason, the multiplexing/FIFO logic used in the Classic interfaces are not necessary for the Xilinx interface.

After the Engine-Layer, higher layers should be vendor agnostic, if not bus agnostic. The exception will be sideband signals signals. (How much of this ideal can be achieved remains to be seen)

Note: The engine layer currently uses word-aligned addresses, and byte-enable signals to specify sub-word addresses. In the future, all addresses will be byte-aligned and word enables will be handled in the formatting logic.

Files: engine\_layer.v, schedules.vh, rx\_engine\_classic.v, rxc\_engine\_classic.v, rxr\_engine\_classic.v, tx\_engine\_classic.v, txc\_engine\_classic.v, txr\_engine\_classic.v, rxc\_engine\_ultrascale.v, rxc\_engine\_ultrascale.v,

 $rxr\_engine\_ultrascale.v, tx\_engine\_ultrascale.v, txc\_engine\_ultrascale.v, txr\_engine\_ultrascale.v$ 

• Scatter Gather (SG) DMA Layer The Scatter Gather DMA Layer handles reading from and writing to scatter gather lists and providing the addresses found in these lists to the data-request logic in the Data Abstraction layer. In RIFFA, each channel has its own SG DMA list logic.

The Completion Merge/Reorder buffer handles out-of-order completions. In the PCIe specification, a memory request can be serviced by multiple smaller completions (the responses must remain in order). Completions from different memory requests can be returned in any order. The reorder buffer releases data when all of the responses to a memory request have been received.

Memory read and write requests to the host are multiplexed by the TX Request Mux. These are serviced fairly in round robin order.

The Scatter Gather List Readers issue read requests to read data from the Scatter Gather List (SGL) created by the driver. This list contains the address and length of pages containing data to transmit. When an SGL has been exhausted, an interrupt is raised and the SGL is refilled or the transaction is comlete.

Each element in the SGL 128-bit triple: 32'b0, 32'b Length of Data in 32-bit words, 64'b Address of Page. The addresses in this list are provided to the DMA Data Read Engine in the Data Abstraction layer. Since the SGL must be a single continuous stream of 128-bit elements regardless of the size of the interface, gaps and mis-alignments due to packet formatting are removed using the Data Packer, which receives its data from the reorder buffer.

The location of the SGL in host memory is written to the BAR Memory space. The BAR Memory space is partitioned among the channels. Only the host can issue read and write requests to this memory space. Since the memory space is partitioned, the RX Request interface and TX Completion interface do not have demultiplexing or multiplexing logic.

A more through treatment of the SG DMA Layer can be found in Sec. 6.1.1.

Files: reorder\_queue\*.v, sg\_list\_reader\_\*.v, sg\_list\_requester.v fifo\_packer\_\*.v, registers.v, tx\_multiplexer\_\*.v

• Data Abstraction / DMA Layer The Data Abstraction / DMA Layer is responsible for making requests to read data from, or write data to host memory.

The read and write addresses are provided by the Scatter Gather list readers. Since RIFFA provides a single continuous stream of 32-bit words regardless of the size of the interface, gaps and mis-alignments due to packet formatting are removed using the Data Packer, which receives its data from the reorder buffer. On the TX side, this is not necessary. However a write buffer, and other transaction tracking logic is necessary for buffering, and removing non-integral data.

A more through treatment of the Data Abstraction Layer can be found in Sec. 6.1.2.

Files: reorder\_queue\*.v, rx\_port\_\*.v, rx\_port\_reader.v, fifo\_packer\_\*.v, tx\_port\_writer.v tx\_port\_buffer\_\*.v tx\_port\_monitor\_\*.v

- Channel Interface Files: rx\_channel\_gate\_\*.v, tx\_channel\_gate\_\*.v
- User Logic

#### 6.1.1 Scatter Gather DMA Layer

READS from the SG lists are prioritized

#### 6.1.2 Data Abstraction DMA Layer

#### 6.2 Software Description

# 6.3 FPGA RX Transfer / Host Send

Parameter	Value
Data Transfer Length	128 (32-bit words)
Data Transfer Offsfet	0
Data Transfer Last	1
Data Transfer Channel	0
Data Page Address (DMA)	0x0000000_FEED0000
SGL Head Address	0x00000000_BEEF0000

- A user makes an call to fpga\_send() to transfer 128 32-bit words of data on Channel 0.
- The RIFFA driver writes {32'd128} to Channel 0's RX Length register, and {31'd0,1'b1} to Channel 0's RX OffLast register. This notifies the FPGA that a new transfer is happening and will raise CHNL\_RX for the user application. *Files: rxr\_engine\_\*.v, registers.v, channel\*.v, rx\_port\_gate.v, rx\_port\_reader.v*
- The RIFFA driver allocates an SGL with 1 element (4 32-bit words) at address {64'h0000\_0000\_BEEF\_0000}. The driver fills the list with the length and address of the user data:

 $\{32'd0, 32'd128, 64'h0000\_0000\_FEED\_0000\}.$ 

- The RIFFA driver communicates the address and length of the SGL by writing {32'hBEEF0000} to to Channel 0's RX SGL Address Low register, {32'd0} to to Channel 0's RX SGL Address High register, and {32'd4} to to Channel 0's RX SGL Length register. Writing the RX SGL Length register notifies the RX SG Engine that a transfer has started, and the low and high portions of the 64-bit RX SGL Address are valid. *Files: rxr\_engine\_\*.v, registers.v, channel\*.v, rx\_port.v, sg\_list\_requester.v*
- The SG List Requester on the FPGA issues a read request for 4 32-bit words of data starting at address 0xBEEF0000. The FPGA also issues an interrupt. The RIFFA driver reads the Interrupt Status Register of the FPGA and determines that Channel 0 has finished reading the RX SGL. *Files: sg\_list\_requester.v, rx\_port\_requester\_mux.v, rx\_port\_\*.v, channel\*.v, tx\_multiplexer.v, engine\_layer.v, txr\_engine\_\*.v, interrupt.v*
- The FPGA receives a completion with 4 32-bit words. After being enqueued in the reorder buffer, the completion is delivered to Channel 0, and packed into the SGL RX Fifo. *Files:* rxc\_engine\_\*.v, engine\_layer.v, reorder\_queue\*.v, fifo\_packer\_\*.v
- The RX Port Reader removes the SG element from the FIFO, and issues several read requests to receive all 128 32-bit words. *Files:* rx\_port\_reader.v, rx\_port\_\*.v, channel\*.v, tx\_multiplexer.v, engine\_layer.v, txr\_engine\_\*.v, tx\_multiplexer.v
- The completions return interleaved and are reordered in the reorder buffer. The reorder buffer releases the completions in order to the fifo packer, which puts them in the FIFO. The RX Port Channel Gate issues the data to the user. *Files:* rxc\_engine\_\*.v, engine\_layer.v, reorder\_queue\*.v, fifo\_packer\_\*.v, rx\_port\_reader.v, rx\_port\_channel\_gate.v, channel\*.v

- The FPGA raises an interrupt with the last word of data is put into the Main Data Fifo. The RIFFA driver reads the Interrupt Status Register of the FPGA and determines that Channel 0 has finished the RX Transaction. The RIFFA driver reads the RX Words Read register to determine how many words were read during the transaction.
- Control is returned to the user.

### 6.4 TX Transfer

## 6.5 FPGA RX Transfer / Host Send

Parameter	Value
Data Transfer Length	128 (32-bit words)
Data Transfer Offsfet	0
Data Transfer Last	1
Data Transfer Channel	0
Data Page Address (DMA)	0x0000000_FEED0000
SGL Head Address	0x0000000_BEEF0000

- A user makes an call to fpga\_recv() to transfer 128 32-bit words of data from Channel 0.
- The RIFFA driver allocates an SGL with 1 element (4 32-bit words) at address {64'h0000\_0000\_BEEF\_0000}. The driver fills the list with the length and address of the user data: {32'd0,32'd128,64'h0000\_0000\_FEED\_0000}.
- The user application independently raises CHNL\_TX and starts writing data to CHNL\_TX\_DATA. RIFFA core logic reads transaction parameters from CHNL\_TX\_OFF, CHNL\_TX\_LAST, and CHNL\_TX\_LEN and acknowledges them with CHNL\_TX\_ACK. *Files:* tx\_port\_channel\_gate.v
- An interrupt is raised by the FPGA. The RIFFA driver reads the Interrupt Status Register of the FPGA and determines that Channel 0 wishes to start a new TX Transaction. The driver ISR reads {32'd128} from Channel 0's TX Length register, and {31'd0, 1'b1} from Channel 0's TX OffLast register. Reading the OffLast register notifies the FPGA that the new transfer has been accepted. *Files:* rxr\_engine\_\*.v, riffa.v, registers.v, channel\*.v, tx\_port\_\*.v, tx\_port\_writer.v, tx\_port\_monitor\_\*.v, engine\_layer.v, txc\_engine\_\*.v
- The RIFFA driver communicates the address and length of the SGL by writing {32'hBEEF\_0000} to to Channel 0's TX SGL Address Low register, {32'd0} to to Channel 0's TX SGL Address High register, and {32'd4} to to Channel 0's TX SGL Length register. Writing the TX SGL Length register notifies the TX SG Engine that a transfer has started, and the low and high portions of the 64-bit TX SGL Address are valid. *Files: rxr\_engine\_\*.v, registers.v, channel\*.v, rx\_port.v, sg\_list\_requester.v*
- The SG List Requester on the FPGA issues a read request for 4 32-bit words of data starting at address 0xBEEF0000. The FPGA raises an interrupt. The RIFFA driver reads the Interrupt Status Register of the FPGA and determines that Channel 0 has finished reading the TX SGL. *Files: sg\_list\_requester.v, rx\_port\_requester\_mux.v, rx\_port\_\*.v, channel\*.v, tx\_multiplexer.v, engine\_layer.v, txr\_engine\_\*.v, interrupt.v*
- The FPGA receives a completion with 4 32-bit words. After being enqueued in the reorder buffer, the completion is delivered to Channel 0, and packed into the SGL TX Fifo. *Files:* rxc\_engine\_\*.v, engine\_layer.v, reorder\_queue\*.v, fifo\_packer\_\*.v

- The TX Port Writer removes the SG element from the FIFO, and issues several write requests to write all 128 32-bit words. *Files:* tx\_port\_monitor.v, tx\_port\_writer.v, tx\_port\_\*.v, channel\*.v, tx\_multiplexer.v, engine\_layer.v, txr\_engine\_\*.v, tx\_multiplexer.v
- When the last write transaction has been accepted by the core, the FPGA raises an interrupt. The RIFFA driver reads the Interrupt Status Register of the FPGA and determines that Channel 0 has finished writing data. The RIFFA driver reads the TX Words Written register to determine how many words were written during the transaction (in case of early termination, or overflow). *Files: rxr\_engine\_\*.v, riffa.v, interrupt.v, registers.v, channel\*.v, tx\_port\_\*.v, tx\_port\_writer.v, engine\_layer.v, txc\_engine\_\*.v*
- Control is return to the user because the TX\_LAST signal was set to 1.